5

0404N78

| Condidata 2 Contat |
|----------------------|
| Candidate's Seat No: |

B.Sc Semester-6 Examination

CC 308

Electronics

| T | ime | : 2-30 1 | Hours] | | April-2024 | | DATE NOT 1 TO | ^ |
|---|--|--|-----------------------------------|--|---|--|---|--------|
| | | ctions: | (1) (2) | All questions carry equa | l marks | | [Max. Marks: 7 | 0 |
| 4 | / A N | | ` ' | The symbols have their u | ısuai meanings & fi | gures to the right indicat | e marks. | |
| 1 | (A) (B) | a digi | tai input i | ladders designed for 4-Bi of 11010. Assume that 0 = or type A/D Converter in d | : 0 V and 1 = +20 V | | 5-bit ladder that has | 7 |
| | | | | | OR | | | 7 |
| | (A) | | | | | | | 7 |
| | (B) | Draw | and expl | ain Continuous A/D conve | rter in detail. | | | 7 |
| 2 | (A) (B) | Expla | in time de | lay technique using one r lay technique using a res | istor pair with MPU OR | f=1 MHz & load FFFFH | in delay register. | 7 7 |
| | (A) (B) | wille | a prograi | lay technique using a resi n to count continuously in o set up a 1 ms delay betv | istor pair with MPU hexadecimal from | FFH to 00H in a system | with a 0.5 us clock | 7 7 |
| 3 | (A) | itself to | strate in | m to perform the following the 'Z' flag is not affected Z' flag, and display the flag. | ed by the data trans a at PORT1 or stor | fer instruction. (3) Logic e all the flags on the sta | ally OR the 'A' with | 7 |
| | (B) | Define | Subrout | ne. Give similarities and d | lifferences between OR | CALL and RET with PU | SH and POP. | 7 |
| | (A) (B) | (WALK cross t | a prograr (& DON he road (| Explain Restart, Condition n to provide the given ON T WALK). The traffic & pe when the Green light is on | /OFF time to 3 traff edestrian flow are in | ic lights (G Y&R) & tw | o pedestrian signs pedestrian should | 7 7 |
| | | | Lights | Data Bit | - | n Time | | |
| | | | Green Yellow | D_0 | | seconds | | |
| | | 3. | Red | D_2 | | seconds | | |
| | | 4. | WALK | D ₄ | | seconds | | |
| | | 5. | DON'T | D ₆ WALK D ₇ | | seconds | | |
| | | 0. | BONT | WALK D/ | 30 | seconds | | |
| | (A) (B) | List the Name a | element and expla | s of the 8255A PPI and ex in eight characteristics of | DAC. | erating modes in short. | | 7 7 |
| | (A) | Draw th | ie block r | lagram of 8255A explain | OR | | | _ |
| | (B) | Write a | program | to generate: (a) reverse s | awthooth wave, and | d (b) Square wave. | | 7 7 |
| A | Attem | pt any S | EVEN ou | t of twelve. | | | | 4.4 |
| | 1 | Two sin are the | nple but steady si | mportant tests that can bate accuracy test and the | | test. | of D/A converter | 14 |
| | 3 | If multiplexing is required, the converter is most useful. The error inherent in any digital system due to the size of the LSB is called error. | | | | | | |
| | 4 | A counter is designed by loading an appropriate in a register. | | | | | | |
| | Ċ | Bits can | Bits can be masked by instruction | | | | | |
| 6 RAL and RAR instruction use the Carry flag as the bit. 7 A large software project is usually divided into subtasks called | | | | | | | | |
| | | | | | | | | |
| | 8 The stack is shared by the and the microprocessor. | | | | | | | |
| | 9 10 | UALL IS | b | te instruction. | 0 f = 11 = 11 | | | |
| | | DIL D7 01 The proc | אר הפפי על ץ אינוה המא | ol register specifies the I/O | O tunction or the | functi | on. | |
| | 12 | The mai | n advant | gitizing an analog value is age of R/2R ladder DAC is | called | of propinion resists | na mamusturi 1 | |
| | _ | man | aavailt | ASO OLIVELY INDUCE DAC B | s onlytypes | or brecision resistors ar | e required. | |